Figure 1From: Scheduling parity checks for increased throughput in early-termination, layered decoding of QC-LDPC codes on a stream processorStream processor architecture (adapted from [14]).Back to article page