Skip to main content
  • Research Article
  • Open access
  • Published:

Extended Lock Range Zero-Crossing Digital Phase-Locked Loop with Time Delay


The input frequency limit of the conventional zero-crossing digital phase-locked loop (ZCDPLL) is due to the operating time of the digital circuitry inside the feedback loop. A solution that has been previously suggested is the introduction of a time delay in the feedback path of the loop to allow the digital circuits to complete their sample processing before the next sample is received. However, this added delay will limit the stable operation range and hence lock range of the loop. The objective of this work is to extend the lock range of ZCDPLL with time delay by using a chaos control. The tendency of the loop to diverge is measured and fed back as a form of linear stabilization. The lock range extension has been confirmed through the use of a bifurcation diagram, and Lyapunov exponent.

Author information

Authors and Affiliations


Corresponding author

Correspondence to Qassim Nasir.

Rights and permissions

Open Access This article is distributed under the terms of the Creative Commons Attribution 2.0 International License ( ), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Reprints and permissions

About this article

Cite this article

Nasir, Q. Extended Lock Range Zero-Crossing Digital Phase-Locked Loop with Time Delay. J Wireless Com Network 2005, 389793 (2005).

Download citation

  • Received:

  • Revised:

  • Published:

  • DOI: