Figure 2From: Configurable M-factor VLSI DVB-S2 LDPC decoder architecture with optimized memory tiling designProposed M -factorizable architecture.Back to article page