Figure 3From: Configurable M-factor VLSI DVB-S2 LDPC decoder architecture with optimized memory tiling designZigzag connectivity of a functional unit describing the joint processing of CNs and PNs.Back to article page