Figure 5From: Configurable M-factor VLSI DVB-S2 LDPC decoder architecture with optimized memory tiling designMemory organization using M = 180 functional units. Memory organization for the computation of Lr mn and Lq nm messages, automatically adapted for a L = 2 factorizable architecture with corresponding P = 180 functional units [5].Back to article page