Figure 6From: Configurable M-factor VLSI DVB-S2 LDPC decoder architecture with optimized memory tiling designTiling of an y (height) by x (width) RAM memory layout based on macro cells.Back to article page