Figure 4From: Intensity feedback-based beam wandering mitigation in free-space optical communication using neural control techniqueGlobal block diagram of clock manager, data acquisition, neural-controller and UART implementation in the FPGA device. A, B, C, D, E, F, and G are the main sub-circuits and a, b, c, d, e, f, and g are the pipeline stages.Back to article page