Fig. 12From: RF low power subsampling architecture for wireless communication applicationsA clock generator, mainly including the amplifier stages, buffers, and D flip-flopBack to article page