Fig. 5From: Adaptive deactivation and zero-forcing scheme for low-complexity LDPC decodersAn architecture of the NAE with 4s inputs and 1 outputBack to article page