Fig. 1From: High-speed hardware architecture for implementations of multivariate signature generations on FPGAsThe generation process of multivariate signaturesBack to article page