Fig. 2From: High-speed hardware architecture for implementations of multivariate signature generations on FPGAsHardware architecture of multivariate schemesBack to article page