Fig. 3From: High-speed hardware architecture for implementations of multivariate signature generations on FPGAsMultiplicative inversion based on binary treesBack to article page