Fig. 5From: High-speed hardware architecture for implementations of multivariate signature generations on FPGAsParallel Gauss-Jordan eliminator with matrix size 9 × 9Back to article page