Fig. 1
From: Performance analysis of multi-rate signal processing digital filters on FPGA
Down-conversion decimation cascade block diagram
Fig. 1 | EURASIP Journal on Wireless Communications and Networking
From: Performance analysis of multi-rate signal processing digital filters on FPGA
Down-conversion decimation cascade block diagram