Fig. 1
From: Performance analysis of multi-rate signal processing digital filters on FPGA

Down-conversion decimation cascade block diagram
From: Performance analysis of multi-rate signal processing digital filters on FPGA
Down-conversion decimation cascade block diagram