Fig. 8From: Reduced-complexity decoding implementation of QC-LDPC codes with modified shufflingXilinx VC709 evaluation board with a Virtex-7 FPGABack to article page