Fig. 14

Theoretical and simulation bit error performance for SR-PI-DCSK for different frame lengths for \(\beta =300\). Simulation results are depicted by lines while theoretical results are depicted by markers
Theoretical and simulation bit error performance for SR-PI-DCSK for different frame lengths for \(\beta =300\). Simulation results are depicted by lines while theoretical results are depicted by markers