Fig. 3From: Beyond 100 Gbit/s Pipeline Decoders for Spatially Coupled LDPC CodesArchitectures for row- and column-wise iteration processorsBack to article page