Skip to main content

Advertisement

Design and Characterization of a 5.2 GHz/2.4 GHz Fractional- Frequency Synthesizer for Low-Phase Noise Performance

Article metrics

Abstract

This paper presents a complete noise analysis of a-based fractional- phase-locked loop (PLL) based frequency synthesizer. Rigorous analytical and empirical formulas have been given to model various phase noise sources and spurious components and to predict their impact on the overall synthesizer noise performance. These formulas have been applied to an integrated multiband WLAN frequency synthesizer RFIC to demonstrate noise minimization through judicious choice of loop parameters. Finally, predicted and measured phase jitter showed good agreement. For an LO frequency of 4.3 GHz, predicted and measured phase noise was rms and rms, respectively.

[1234567891011121314]

References

  1. 1.

    Riley TA, Copeland M, Kwasniewski T:Delta-sigma modulation in fractional- frequency synthesis. IEEE Journal of Solid-State Circuits 1993,28(5):553-559. 10.1109/4.229400

  2. 2.

    Wells JN: Frequency Synthesizers. United States Patent, no. 4609881, September, 1986

  3. 3.

    Miller B, Conley B: A multiple modulator fractional divider. Proceedings of the 44th Annual Symposium on Frequency Control, May 1990, Baltimore, Md, USA 559-568.

  4. 4.

    Muer B, Steyaert MSJ:A CMOS monolithic -controlled fractional- frequency synthesizer for DCS-1800. IEEE Journal of Solid-State Circuits 2002,37(7):835-844. 10.1109/JSSC.2002.1015680

  5. 5.

    Leeson DB: A simple model of feedback oscillator noise spectrum. Proceedings of IEEE 1966,54(2):329-330.

  6. 6.

    Rogers JWM, Plett C: Radio Frequency Integrated Circuit Design. Artech House, Norwood, Mass, USA; 2003.

  7. 7.

    Watanabe Y, Okabayashi T, Goka S, Sekimoto H: Phase noise measurements in dual-mode SC-cut crystal oscillators. IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control 2000,47(2):374-378. 10.1109/58.827423

  8. 8.

    Kroupa VF: Jitter and phase noise in frequency dividers. IEEE Transactions on Instrumentation and Measurement 2001,50(5):1241-1243. 10.1109/19.963191

  9. 9.

    Kroupa VF: Noise properties of PLL systems. IEEE Transactions on Communications 1982,30(10):2244-2252. 10.1109/TCOM.1982.1095404

  10. 10.

    Egan WF: Frequency Synthesis by Phase Lock. John Wiley & Sons, New York, NY, USA; 2000.

  11. 11.

    Rogers JWM, Dai FF, Cavin MS, Rahn DG:A multiband fractional- frequency synthesizer for a MIMO WLAN transceiver RFIC. IEEE Journal of Solid-State Circuits 2005,40(3):678-689.

  12. 12.

    Zargari M, Jen S, Kaczynski B, et al.: A single-chip dual-band tri-mode CMOS transceiver for IEEE 802.11a/b/g WLAN. Proceedings of IEEE International Solid-State Circuits Conference (ISSCC '04), February 2004, San Francisco, Calif, USA 1: 96-515.

  13. 13.

    Bouras J, Bouras S, Georgantas T, et al.:A digitally calibrated 5.15-5.825GHz transceiver for 802.11a wireless LANs in 0.18m CMOS. Proceedings of IEEE International Solid-State Circuits Conference (ISSCC '03), February 2003, San Francisco, Calif, USA 1: 352-498.

  14. 14.

    Zhang P, Nguyen T, Lam C, et al.: A direct conversion CMOS transceiver for IEEE 802.11a WLANs. Proceedings of IEEE International Solid-State Circuits Conference (ISSCC '03), February 2003, San Francisco, Calif, USA 1: 354-498.

Download references

Author information

Correspondence to John WM Rogers.

Rights and permissions

Reprints and Permissions

About this article

Keywords

  • Phase Noise
  • Noise Source
  • Base Frequency
  • Noise Performance
  • Noise Analysis